



















	1	2	3	4																													
A	Cannot open file C:\Users\GaoNep\Downloads\FUNCTIONS (1).jpg. File does not exist.			<table><tr><td>SOM3568</td><td>Function</td><td>SOM3588</td><td></td></tr><tr><td>UART8_RTSn_M0 UART8_CTSn_M0 UART8_TX_M0 UART8_RX_M0</td><td>WIFI/BT</td><td>UART6_RTSN_M1 UART6_CTSN_M1 UART6_TX_M1 UART6_RX_M1</td><td rowspan="5">UART8_CTSN_M1 UART8_RTSN_M1 UART8_TX_M1 UART8_RX_M1</td></tr><tr><td>UART9_TX_M1 UART9_RX_M1</td><td>MDB MASTER1</td><td>MUX/DEMUX 1:4</td></tr><tr><td>UART4_TX_M1 UART4_RX_M1</td><td>MDB MASTER2</td><td>MUX/DEMUX 1:4</td></tr><tr><td>UART5_RX_M1 UART5_TX_M1</td><td>MDB SLAVE1</td><td>MUX/DEMUX 1:4</td></tr><tr><td>UART7_RX_M1 UART7_TX_M1</td><td>MDB SLAVE2</td><td>MUX/DEMUX 1:4</td></tr><tr><td>UART2_RX_M0 UART2_TX_M0</td><td>DEBUG</td><td></td><td></td></tr><tr><td>UART3_TX_M1 UART3_RX_M1 GPIO3_A5_d GPIO3_A6_d</td><td>MUX/DEMUX 1:4</td><td>UART3_TX_M1 UART3_RX_M1</td><td></td></tr></table>	SOM3568	Function	SOM3588		UART8_RTSn_M0 UART8_CTSn_M0 UART8_TX_M0 UART8_RX_M0	WIFI/BT	UART6_RTSN_M1 UART6_CTSN_M1 UART6_TX_M1 UART6_RX_M1	UART8_CTSN_M1 UART8_RTSN_M1 UART8_TX_M1 UART8_RX_M1	UART9_TX_M1 UART9_RX_M1	MDB MASTER1	MUX/DEMUX 1:4	UART4_TX_M1 UART4_RX_M1	MDB MASTER2	MUX/DEMUX 1:4	UART5_RX_M1 UART5_TX_M1	MDB SLAVE1	MUX/DEMUX 1:4	UART7_RX_M1 UART7_TX_M1	MDB SLAVE2	MUX/DEMUX 1:4	UART2_RX_M0 UART2_TX_M0	DEBUG			UART3_TX_M1 UART3_RX_M1 GPIO3_A5_d GPIO3_A6_d	MUX/DEMUX 1:4	UART3_TX_M1 UART3_RX_M1		
SOM3568	Function	SOM3588																															
UART8_RTSn_M0 UART8_CTSn_M0 UART8_TX_M0 UART8_RX_M0	WIFI/BT	UART6_RTSN_M1 UART6_CTSN_M1 UART6_TX_M1 UART6_RX_M1	UART8_CTSN_M1 UART8_RTSN_M1 UART8_TX_M1 UART8_RX_M1																														
UART9_TX_M1 UART9_RX_M1	MDB MASTER1	MUX/DEMUX 1:4																															
UART4_TX_M1 UART4_RX_M1	MDB MASTER2	MUX/DEMUX 1:4																															
UART5_RX_M1 UART5_TX_M1	MDB SLAVE1	MUX/DEMUX 1:4																															
UART7_RX_M1 UART7_TX_M1	MDB SLAVE2	MUX/DEMUX 1:4																															
UART2_RX_M0 UART2_TX_M0	DEBUG																																
UART3_TX_M1 UART3_RX_M1 GPIO3_A5_d GPIO3_A6_d	MUX/DEMUX 1:4	UART3_TX_M1 UART3_RX_M1																															
B																																	
C				<table><tr><td>SOM3568</td><td>Function</td><td>SOM3588</td><td></td></tr><tr><td>I2C2_SCL_M1 I2C2_SDA_M1</td><td>CAM0 HEADER NFC EEPROM I2C2_SCL3.3 I2C2_SDA3.3</td><td>I2C2_SCL_M0 I2C2_SDA_M0</td><td></td></tr><tr><td>I2C3_SCL_M0 I2C3_SDA_M0</td><td>RTC</td><td></td><td></td></tr></table>	SOM3568	Function	SOM3588		I2C2_SCL_M1 I2C2_SDA_M1	CAM0 HEADER NFC EEPROM I2C2_SCL3.3 I2C2_SDA3.3	I2C2_SCL_M0 I2C2_SDA_M0		I2C3_SCL_M0 I2C3_SDA_M0	RTC																			
SOM3568	Function	SOM3588																															
I2C2_SCL_M1 I2C2_SDA_M1	CAM0 HEADER NFC EEPROM I2C2_SCL3.3 I2C2_SDA3.3	I2C2_SCL_M0 I2C2_SDA_M0																															
I2C3_SCL_M0 I2C3_SDA_M0	RTC																																
D																																	
	1	2	3	4																													





















THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARRANTY GIVEN.

DWG. NO.	REV. SH.	REVISION	DESCRIPTION	DATE	APPROVED
06.MDBS	INTERFACES	SchDoc			



UART3_TX_M1	UART3_TX_M1
UART4_TX_M1	UART4_TX_M1
UART5_TX_M1	UART5_TX_M1
UART7_TX_M1	UART7_TX_M1
UART3_RX_M1	UART3_RX_M1
UART4_RX_M1	UART4_RX_M1
UART5_RX_M1	UART5_RX_M1
UART7_RX_M1	UART7_RX_M1
UART8_CTSN_M1	UART8_CTSN_M1
UART8_RTSN_M1	UART8_RTSN_M1
UART8_TX_M1	UART8_TX_M1
UART8_RX_M1	UART8_RX_M1
UART9_TX_M1	UART9_TX_M1
UART9_RX_M1	UART9_RX_M1








UART8_CTSN_M1
UART8_RTSN_M1
Be used as GPIO to config the output of U25
The signal flow follow the table


Input	S2	S1	Channel on
E	L	L	nY0 to nZ
L	L	H	nY1 to nZ
L	H	L	nY2 to nZ
L	H	H	nY3 to nZ
H	X	X	switches off


RK3568: GPIO3_A5_d and A6_d use as GPIO to config the output selection
RK3588: need bring 2 GPIOs from SOM header to select the output
Default is nZ -> nY0

CAN INTERFACE




APPROVALS	DATE	PROJECT	Altium
ENG: +		PROJECT REVISION: *	Not in version control
DSN: +		TITLE	Not in version control
CHK: +		SIZE	CAGE CODE
BOM:		SCALE	FILENAME
ASSY DWG:		SIZE	CAGE CODE
FAB DWG:		SCALE	FILENAME
PCB DWG:		SCALE	FILENAME







HDMI TX DDC





HDMI TX





HDMI TX CEC



HDMI TX eARC










Set up for HDMI2.0 or below




CAM0

MIPI_DSI







500mA Continuous Output Current

I2C2_SCL_M0 I2C2_SCL_M0
I2C2_SDA_M0 I2C2_SDA_M0

TYPEC0_INT TYPEC0_INT
TYPEC0_5V_PWREN_H TYPEC0_5V_PWREN_H

TYPEC0_SBU1_DC TYPEC0_SBU2_DC
TYPEC0_SBU2_DC

TYPEC0_SBU_N TYPEC0_SBU_N
TYPEC0_SBU_P TYPEC0_SBU_P




TYPEC0_SSRX1_N TYPEC0_SSRX1_N
TYPEC0_SSRX1_P TYPEC0_SSRX1_P

TYPEC0_SSTX1_P TYPEC0_SSTX1_P
TYPEC0_SSTX1_N TYPEC0_SSTX1_N

TYPEC0_SSRX2_N TYPEC0_SSRX2_N
TYPEC0_SSRX2_P TYPEC0_SSRX2_P

TYPEC0_SSTX2_P TYPEC0_SSTX2_P
TYPEC0_SSTX2_N TYPEC0_SSTX2_N

TypeC



TYPEC20_OTG_N TYPEC20_OTG_N
TYPEC20_OTG_P TYPEC20_OTG_P

